

This product is obsolete.

This information is available for your convenience only.

For more information on Zarlink's obsolete products and replacement product lists, please visit

http://products.zarlink.com/obsolete_products/



2.6GHz 3-Wire BUS Controlled Synthesiser

The SP5054 is a single-chip frequency synthesiser designed for satellite TV tuning systems. It is a programming variant of the SP5055, allowing the design of one tuner with either $\rm I^2C$ bus or 3-wire bus format, depending on which device is inserted. The SP5054, when used with a satellite varactor tuner, forms a complete phase locked loop tuning system.

The circuit consists of a divide-by-16 prescaler with its own preamplifier and a 14/15-bit programmable divider controlled by a serially-loaded data register. Four independently programmable open-collector outputs are included. The device has four modes of operation, selected by the Mode Select input; these modes are summarised in Table 1.


The comparison frequencies are obtained by the division of the output of a 4MHz crystal controlled on-chip oscillator. The phase comparator has a charge pump output with an output amplifier stage around which feedback may be applied. Only one external transistor is required for varactor line driving.

Features

- Complete 2.6GHz Single Chip System
- 62.5kHz, 100kHz and 125kHz Step Size
- Low Power Consumption (325mW Typ.)
- Programming Compatible with Toshiba TD6380, TD6381 and TD6382 *
- Pin Compatible with SP5055 *
- Low Radiation
- · Varactor Drive Amplifier Disable
- · Charge Pump Disable
- Single Port 18/19 Bit Serial Data Entry
- · Four Controllable Outputs
- ESD Protection †
 - * See notes on pin compatibility † Normal ESD handling precautions should be observed

Applications

- Satellite TV
- · High IF Cable Tuning Systems






Figure 1 - Pin connections - top view

SP5054

Electrical Characteristics

 $T_{AMB} = 220^{\circ}$ C to 180°C, $V_{CC} = 14.5$ V to 15.5V. Frequency standard = 4MHz. All pin connections refer to DP package. These Characteristics are guaranteed by either production test or design. They apply within the specified ambient temperature and supply voltage ranges unless otherwise stated.

01	D.	Value				O and distance	
Characteristic	Pin	Min.	Тур.	Max.	Units	Conditions	
Supply current Prescaler input voltage Prescaler input voltage	14 15,16	50 100	65	80 400 400	mA mVrms mVrms	V _{CC} = 5V 500MHz to 2·6GHz sinewave 120MHz and 500MHz, see Fig. 6	
Prescaler input impedance Input capacitance	15,16		50 2		Ω pF		
High level input voltage Low level input voltage High level input current Low level input current Low level input current High level input current Low level input current	4,5,10 4,5,10 4,5,10 5 4,10 3	3 0		V _{CC} 0·7 1 5 -250 700 -700	V V Д Д Д Д Д Д	$V_{IN} = 5.5V, V_{CC} = 5.5V$ $V_{IN} = 0V, V_{CC} = 5.5V$ $V_{IN} = 0V, V_{CC} = 5.5V$ $V_{IN} = 5.5V, V_{CC} = 5.5V$ $V_{IN} = 0V, V_{CC} = 5.5V$	
Clock inout hysteresis Clock rate Data set up time, t ₂ Data hold time, t ₃ Enable set up time, t ₁ Enable hold time, t ₅ Clock-to-enable time, t ₄	5 5 4 4 10 10	300 600 300 600 300	0.4	0.5	V MHz ns ns ns ns	See Fig. 4	
Charge pump output current Charge pump output leakage current Drift due to leakage Charge pump drive output current Charge pump amplifier gain	1 1 18	1	±150	±5 5	μΑ nA mV/s mA	V pin 1 = $2.0V$ V pin 1 = $2.0V$ At collector of external transistor V pin 18 = $0.7V$ I pin 18 = $100\mu A$	
Oscillator temperature stability Oscillator stability with supply voltage				2 2	ppm/°C ppm/V		
Recommended crystal series resistance Crystal oscillator drive level Crystal oscillator source impedance	2 2	10	40 -400	200	Ω mV p-p Ω	Parallel resonant crystal (note 1) Nominal spread = ±15%	
Ports and Lock Output Sink current Port leakage current	6-9,11 6-9	10		10	mA μA	$V_{OUT} = 0.7V$ $V_{OUT} = 13.2V$	
Varactor drive amplifier disable Charge pump disable	10 4	-350 -350			μ Α μ Α	$V_{IN} < 0V$ $V_{IN} < 0V$	

NOTE 1. The maximum resistance quoted refers to all conditions, including start-up.

ABSOLUTE MAXIMUM RATINGS All voltages are referred to $V_{\text{EE}} = 0V$

Parameter	Р	in	Va	lue	Units	Conditions	
raiametei	SP5054	SP5054S	Min.	Max.	Oilits		
Supply voltage	14	12	-0.3	7	V		
RF input voltage	15,16	13,14		2.5	V p-p		
Port voltage	6-9 6-9	6-9 6-9	-0·3 -0·3	14 6	V V	Port in off state Port in on state	
Prescaler DC offset	15,16	13-14	-0.3	V _{CC} +0⋅3	V		
Loop amplifier DC offset	1,18	1,16	-0.3	V _{CC} +0·3	V		
Crystal oscillator DC offset	2	2	-0.3	V _{CC} +0·3	V		
Data bus inputs	4,5,10	4,5,10	-0.3	V _{CC} +0·3	V	With V _{CC}	
Storage temperature			-55	+150	°C	applied	
Junction temperature				+150	°C		
DP18 thermal resistance, chip-to-ambient DP18 thermal resistance, chip-to-case				78 24	°C/W		
MP16 thermal resistance, chip-to-ambient MP16 thermal resistance, chip-to-case				111 41	°C/W		
Power consumption at 5·5V				484	mW		




Figure 2 - Typical input impedance




Figure 3 - Block diagram of SP5054

Mode	Mode Select input voltage	Programmable divider bit length	Reference divider ratio	Frequency step size (kHz) *	Maximum operating frequency (GHz)*
3	0⋅925V _{CC} to V _{CC}	14	512	125	2.0479
2	0.675V _{CC} to 0.825V _{CC}	15	512	125	2.5
1	Open circuit	15	1024	62.5	2.0479
0	0V to 0·325 V _{CC}	15	640	100	2.5

Table 1 - SP5054 modes of operation. * Frequencies stated apply when using a 4MHz crystal.

Functional Description

The SP5054 contains all the elements necessary, with the exception of reference crystal, loop filter and external high voltage transistor, to control a voltage controlled local oscillator, so forming a PLL frequency synthesised source.

The system is controlled by a microprocessor via a standard Data, Clock and Enable three-wire data bus.

The data load normally consists of a single word, which contains the frequency and port information, and is only transferred to the internal data shift register during an enable high period.

The clock input is disabled during enable low periods. New data words are only accepted by the internal data buffers from the shift register on a negative transition of the Enable, so giving improved fine tune facility for digital AFC etc.

The data sequence and timing follows the format shown in Fig. 4.

The frequency is set by loading the programmable divider with the required 14/15 bit divisor word. The output of this divider, F_{PD} , is fed to the phase comparator where it is compared in phase and frequency domain to the internally generated comparison frequency, F_{COMP} .

 F_{COMP} is obtained by dividing the output of an on-chip crystal controlled oscillator. The crystal frequency used is generally 4MHz, which gives an F_{COMP} of 3.90625/6.25/

7.8125kHz and, when multiplied back up to the synthesised LO, gives a minimum step size of 62.5/100/125kHz, respectively.

The programmable divider is preceded by an input RF preamplifier and high speed, low radiation prescaler. The preamplifier is arranged to be self oscillating, so giving excellent input sensitivity.

The SP5054 contains an improved lock detect circuit which generates a flag when the loop has attained lock. 'In lock' is indicated by high impedance state.

The SP5054 contains 4 general purpose open collector outputs, ports P1-P4, which are capable of sinking at least 10mA. These outputs are set by the remaining four bits within the normal data word.

Notes on pin compatibility

The SP5054 may be used in SP5055 applications which require 3-wire bus as opposed to I²C bus data format. In SP5055 applications where the reference crystal is grounded to pin 3, a small modification is required to ground the crystal as shown in Fig. 5.

Appropriate connections must also be made to the Mode Select input (see Table 1). In Mode 3, The SP5054 is programming compatible with the Toshiba TD6380, in Modes 0 and 2 with the TD6381 and in Mode 1 with the TD6382.




Figure 4 - Data format and timing




Figure 5 - Typical application (f_{STEP} = 125kHz)




Figure 6 - Typical input sensitivity





Figure 7 - SP5054 input/output interface circuits




	Min	Max	Min	Max
	mm	mm	inch	inch
Α	1.35	1.75	0.053	0.069
A1	0.10	0.25	0.004	0.010
D	9.80	10.00	0.386	0.394
Н	5.80	6.20	0.228	0.244
E	3.80	4.00	0.150	0.157
L	0.40	1.27	0.016	0.050
е	1.27	BSC	0.050	BSC
е b	1.27 0.33	BSC 0.51	0.050 0.013	0.020
b	0.33	0.51	0.013	0.020
b c	0.33	0.51 0.25	0.013	0.020
b c 0	0.33 0.19 0°	0.51 0.25 8° 0.50	0.013 0.008 0°	0.020 0.010 8°
b c 0	0.33 0.19 0° 0.25	0.51 0.25 8° 0.50	0.013 0.008 0° 0.010 eatures	0.020 0.010 8°

Notes:

- 1. The chamfer on the body is optional. If it not present, a visual index feature, e.g. a dot, must be located within the cross—hatched area.
- 2. Controlling dimension are in inches.

- 3. Dimension D do not include mould flash, protusion or gate burrs. These shall not exceed 0.006" per side.
 4. Dimension E1 do not include inter—lead flash or protusion. These shall not exceed 0.010" per side.
 5. Dimension b does not include dambar protusion/intrusion. Allowable dambar protusion shall be 0.004" total in excess of b dimension.

					ORIGINATING SITE: SWINDON
ISSUE	1	2	3	4	Title: Package Outline Drawing for 16 lds SOIC(N)-0.150" Body Width (MP)
ACN	006745	201938	202597	203706	To Ids SUIC(N)-0.150 Body Width (MP)
DATE	7APR95	27FEB97	12JUN97	9DEC97	Drawing Number
APPROVED					GPD00012



	Min	Max	Min	Max				
	mm	mm	inch	inch				
Α	1.35	1.75	0.053	0.069				
A1	0.10	0.25	0.004	0.010				
D	9.80	10.00	0.386	0.394				
Н	5.80	6.20	0.228	0.244				
Е	3.80	4.00	0.150	0.157				
L	0.40	1.27	0.016	0.050				
е	1.27	BSC	0.050	BSC				
b	0.33	0.51	0.013	0.020				
С	0.19	0.25	0.008	0.010				
0	O°	8°	0°	8°				
h	0.25	0.50	0.010	0.020				
		Pin Fe	eatures					
N	1	6	16					
Conforr	onforms to JEDEC MS-012AC Iss. C							

Notes:

- 1. The chamfer on the body is optional. If not present, a visual index feature, e.g. a dot, must be located within the cross—hatched area.
- 2. Controlling dimensions are in inches.
- 3. Dimension D do not include mould flash, protusion or gate burrs. These shall not exceed 0.006" per side.
- 4. Dimension E1 do not include inter—lead flash or protusion. These shall not exceed 0.010" per side.
- 5. Dimension b does not include dambar protusion / intrusion. Allowable dambar protusion shall be 0.004" total in excess of b dimension.

© Zarlink Semiconductor 2002 All rights reserved.									Package Code	
ISSUE	1	2	3	4	5		Previous package codes		Package Outline for	
ACN	6745	201938	202597	203706	212431		ZARLINK SEMICONDUCTOR	MP /	S	16 lead SOIC (0.150" Body Width)
DATE	7Apr95	27Feb97	12Jun97	9Dec97	25Mar02					, ,
APPRD.										GPD00012



For more information about all Zarlink products visit our Web Site at www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I²C components conveys a licence under the Philips I²C Patent rights to use these components in and I²C System, provided that the system conforms to the I²C Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE